



FIG. 1 PRIOR ART








Figure 3 CEPA alignment example




Figure 4 - CEPA data flow diagram

.






Figure 5 CEPA timing diagram (e.g. 50 IT line image)











FIG. 80 FEPA BLOCK DIAGRAM







Fiz 80.





FIG. 9A FEPA DIAGRAM for second Preferred

Embolit







Figure & FEPA signal timing diagram

FEPA DELAY SELECT CIRCUIT (ONE PER LED)






Figure 25 SWIFT board block diagram (FPGA function's shaded)

In ferra (2)

FiG. 14